

VITERBI DECODER AND VITERBI DECODING METHOD

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part application
5 of U.S. Patent Application No. 09/672,904 filed on September
29, 2000.

BACKGROUND OF THE INVENTION

The present invention relates to a technique on Viterbi
10 decoding for decoding a trellis-coded modulated signal.

As a conventional configuration for decoding a trellis-
coded modulated signal, a Viterbi decoder as shown in
Figure 13 has been proposed (Japanese Laid-Open Patent
Publication No. 5-335972; corresponding U.S. Patent
15 5,509,021).

Figure 11 shows a trellis encoder that generates the
trellis-coded modulated signal to be decoded by the above
conventional decoder. Figure 12 is a trellis diagram for the
trellis encoder in Figure 11. The trellis encoder in
20 Figure 11 has an encoding rate of $3/4$ with one noncoding bit
and a constraint length of 4. Therefore, this trellis
encoder has $2^{(4-1)} = 8$ states that are represented by values of
registers D2, D1, and D0 of the encoder, that is, {000},
{001}, {010}, {011}, {100}, {101}, {110}, and {111}. In
25 addition, the values of outputs {y2, y1, y0} of the encoder
constitute a subset, and the value of this bit string as

binary notation is herein defined as the number of this subset. For example, if $\{y_2, y_1, y_0\} = \{1, 0, 1\}$, the subset number is "5", and this subset is referred to as "subset s5". Such subsets s0 through s7 are called subsets A through H in
5 the aforementioned prior art.

The operation of the Viterbi decoder in Figure 13 is as follows.

A branch metric generator 601 determines Euclidean distances between a reception signal point and respective
10 transmission symbol points, and outputs the results as branch metrics "BMs" ("s" denotes any of the subset numbers 0 to 7). One subset includes two transmission symbol candidates. A branch metric corresponding to the transmission symbol string of which the noncoding bit is "0" is denoted by BMs_0 , while a
15 branch metric corresponding to the transmission symbol string of which the noncoding bit is "1" is denoted by BMs_1 .

A subset maximum likelihood estimator 602 selects one of the two transmission symbol candidates of each subset that has a smaller Euclidean distance, and outputs the selected
20 one as the branch metric BMs for the subset concerned.

A noncoding bit detector 603 extracts the noncoding bit in each selected transmission symbol candidate based on the selection information output from the subset maximum likelihood estimator 602, and outputs the extracted noncoding
25 bit. The noncoding bits are then delayed by j-level shift

registers **604** by j levels that correspond to the number of delay levels in a path memory circuit **607**.

An add-compare-select (ACS) circuit **605** adds the branch metrics output from the subset maximum likelihood estimator **602** to path metrics of survivor paths in each state at time $t-1$, that is, in a state before transition to a state at time t in the trellis diagram shown in Figure 12. The ACS circuit **605** then selects one of the added values that has the highest likelihood as a path metric **PM0** to **PM7** of the survivor path. Simultaneously, the selection information is output as a select signal **PS0** to **PS7**.

Figure 14 is a block diagram of a basic unit of the ACS circuit. For simplifying the description, Figure 14 illustrates only a basic unit corresponding to state i . In the case of the above conventional decoder, since the number of states is 8, a total of eight basic units with the configuration shown in Figure 14 are arranged in parallel in the ACS circuit **605**.

Adders **700a** to **700d** receive path metrics **PMa** to **PMd** and branch metrics **BMa** to **BMd** in accordance with the trellis diagram shown in Figure 12. The respective added results **a** to **d** are input into a comparator **701**. The comparator **701** compares the added results **a** to **d**, selects one having the highest likelihood, and outputs a select signal **PSi** representing the selected result. Specifically, if the added

result **a** is selected, "0" is output. Likewise, if the added results **b**, **c**, and **d** are selected, "1", "2", and "3" are output, respectively. A selector **702** receives the added results **a** to **d** and the select signal **PSi**, and outputs to a register **703** one of the added results that corresponds to the select signal **PSi** as a new path metric **PMi** for state **i**.

The order of $\{(PMa, BMa), (PMb, BMb), (PMc, BMC), (PMd, BMD)\}$ input into the basic unit is set as follows for the respective states in the above conventional decoder.

```

10 <State 0>
    {(PM0, BM0), (PM2, BM4), (PM4, BM2), (PM6, BM6)}
    <State 1>
    {(PM0, BM4), (PM2, BM0), (PM4, BM6), (PM6, BM2)}
    <State 2>
15 {(PM0, BM2), (PM2, BM6), (PM4, BM0), (PM6, BM4)}
    <State 3>
    {(PM0, BM6), (PM2, BM2), (PM4, BM4), (PM6, BM0)}
    <State 4>
    {(PM1, BM1), (PM3, BM5), (PM5, BM3), (PM7, BM7)}
20 <State 5>
    {(PM1, BM5), (PM3, BM1), (PM5, BM7), (PM7, BM3)}
    <State 6>
    {(PM1, BM3), (PM3, BM7), (PM5, BM1), (PM7, BM5)}
    <State 7>
25 {(PM1, BM7), (PM3, BM3), (PM5, BM5), (PM7, BM1)}

```

The path select signals **PS0** to **PS7** output from the ACS circuit **605** are input into the path memory **607**. Figure 15 illustrates the path memory **607**, which is basically configured to concretize the transitions to respective nodes in the trellis diagram. Registers disposed at positions corresponding to the nodes store values selected among those output from the immediately preceding registers in accordance with the respective path select signals **PS0** to **PS7**.

At the first level, the subset number itself is selected by the path select signal **PSi**. Accordingly, the subset numbers at each branch in the trellis diagram in Figure 12 are input into a selector **800**. For example, in state 0, when the path select signal **PS0** is "0", (PM0,BM0) has been selected. Therefore, the selector **800** outputs the subset number "0", which is stored in a register **801**. Likewise, when the path select signal **PS0** is "1", "2", and "3", the selector **800** outputs the subset number "4", "2", and "6", respectively. In states 1 to 7, also, the selector **800** outputs a subset number *x* corresponding to each of the path select signals **PS1** to **PS7**. The output results are stored in the respective registers **801**.

At the second level, a value stored in a register corresponding to the node number at the first level is selected. For example, in state 0, when the path select signal **PS0** is "0", (PM0,BM0) has been selected. Therefore, a

selector **802** outputs the content of the register corresponding to state 0 at the first level, which is then stored in a register **803**. Likewise, when the path select signal **PS0** is "1", "2", and "3", the selector **802** outputs the
5 content of register 2, 4, and 6, respectively. In states 1 to 7, also, the selector **802** outputs the content of register x at the first level corresponding to the state number x represented by the value of each of the path select signals **PS1** to **PS7**. The output results are stored in the
10 respective registers **803**.

The above configuration at the second level is repeated for the third and subsequent levels until the j -th level. In this way, values are shifted from the first level through the j -th level for j clocks. Thus, a value stored in register n
15 at the j -th level is equal to the subset number in the state through which the survivor path in state n has passed j time points earlier. The outputs from the registers at the j -th level are input into a selector **608**.

A most likely path decision circuit **606** receives the
20 outputs **PM0** to **PM7** from the registers of the respective basic units of the ACS circuit **605**, detects the state having the highest likelihood among the inputs, and outputs the number of the detected state. Selector **608** receives the output of the most likely path decision circuit **606** and selects the
25 corresponding register output value. The register output

value is equal to the subset number that will be obtained by going back along the most likely path by j levels. In the case of the encoder shown in Figure 11, the two higher-order bits of the subset number are equal to the bits of input information. Accordingly, the two higher-order bits of the subset number output from the selector 608 represent decoded coding bits (x_2, x_1) . Further, based on the decoded subset number output from the selector 608, a selector 609 selects a noncoding bit x_3 delayed by j levels for the subset number. The noncoding bit x_3 in combination with the coding bits (x_2, x_1) are output as the decoding results of the Viterbi decoder.

The above conventional configuration has the following problems.

First, used conventionally as the path memory is the configuration as shown in Figure 15 composed of combinations of selectors and registers, just concretizing the trellis diagram. Accordingly, if the truncation length (j levels in this case) increases or the number of states in the encoder increases, the circuit size of the path memory markedly increases. This results in significant increase in the circuit area of the entire device and power consumption.

Secondly, in the path memory as shown in Figure 15, connections to the respective selectors are unique to a specific encoder. It is therefore difficult to configure a

general-purpose decoder usable for different encoders.

Thirdly, the path memory conventionally stores subset numbers themselves. With this configuration, when the encoding rate of a trellis encoder is reduced by increasing the number of bits of a code from 3 to 4 or even 5, for example, the number of bits of each subset number increases thereby increasing the number of bits stored in the path memory. This also results in increase in the circuit area of the entire device.

10

SUMMARY OF THE INVENTION

Objects of the present invention are providing a Viterbi decoder and a Viterbi decoding method for decoding a trellis-coded modulated signal, where a path memory is configured of a general RAM thereby reducing the circuit size and power consumption.

Specifically, the present invention provides a Viterbi decoder for decoding a trellis-coded modulated signal including: a subset selector section for receiving a reception signal, selecting a transmission symbol having the highest likelihood with respect to a reception symbol point for each subset, and outputting a branch metric corresponding to the selected transmission symbol and a subset select signal for specifying the selected transmission symbol; delays for delaying the subset select signals for a

predetermined time; an add-compare-select (ACS) section for receiving the branch metrics, performing arithmetic operation to obtain path metrics in accordance with a trellis diagram, and outputting path select signals for selecting paths having
5 high likelihood; a trace-back memory for storing the path select signals; a trace-back section for tracing back the path select signals stored in the trace-back memory by a predetermined trace-back length from a start node number as a start point; a subset number generator section for
10 outputting, using the number of a first node through which a most likely path passes obtained by the trace-back section and in accordance with a trellis diagram, coding bits relating to transition to the first node and a subset number; a selector section for receiving the subset number and the
15 subset select signals output from the delays and outputting a noncoding bit relating to the transition to the first node; and a LIFO memory for storing the coding bits output from the subset number generator section and the noncoding bit output from the selector section in combination and outputting the
20 stored bits as a decoded signal.

The subset number generator section preferably generates the coding bits and the subset number using the first node number and a second node number through which the most likely path has passed one time point before the first node.

25 Alternatively, the subset number generator section

preferably generates the coding bits and the subset number using the first node number and a path select signal corresponding to the first node.

5

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a Viterbi decoder of an embodiment of the present invention.

Figure 2 is a block diagram of an example of a trace-back circuit and a subset number generator of the Viterbi
10 decoder in Figure 1.

Figure 3 is an example of table data stored in the subset number generator in Figure 2, prepared for signals encoded by the trellis encoder shown in Figure 11.

Figure 4 is a flowchart of the operation of the trace-
15 back circuit and the subset number generator.

Figure 5 is a block diagram of another example of the trace-back circuit and the subset number generator of the Viterbi decoder in Figure 1.

Figure 6 illustrates an exemplary configuration of an
20 operator shown in Figure 5, for signals encoded by the trellis encoder in Figure 11.

Figure 7 illustrates an example of a trellis encoder.

Figure 8 is a trellis diagram for the trellis encoder in Figure 7.

25 Figure 9 is another example of table data stored in the

subset number generator in Figure 2, prepared for signals encoded by the trellis encoder in Figure 7.

Figure 10 illustrates another exemplary configuration of the operator in Figure 5, for signals encoded by the trellis encoder in Figure 7.

Figure 11 illustrates another example of a trellis encoder.

Figure 12 is a trellis diagram for the trellis encoder in Figure 11.

Figure 13 is a block diagram of a conventional Viterbi decoder.

Figure 14 is a block diagram of a basic unit constituting an ACS circuit.

Figure 15 illustrates a conventional path memory circuit.

Figure 16 is a block diagram showing another configuration of the Viterbi decoder of the embodiment of the present invention.

Figure 17 is a timing chart showing an operation of the Viterbi decoder of Figure 16.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, preferred embodiments of the present invention will be described with reference to the

accompanying drawings.

Figure 1 is a block diagram of a Viterbi decoder of an embodiment of the present invention. The Viterbi decoder shown in Figure 1 decodes a trellis-coded modulated signal. Herein, decoding of a signal subjected to trellis coded modulation by the trellis encoder shown in Figure 11 will be described for simplification of description. That is, the trellis encoder having the number of noncoding bits k ($= 1$) and the encoding rate m/n ($= 3/4$) is regarded as a precondition in the following description. I-channel data I_{ch} and Q-channel data Q_{ch} as reception signals are obtained in the following manner: Two demodulated signal strings are produced by being orthogonal-synchronous-detected, and the respective amplitude values of the two demodulated signal strings are quantized to obtain these data.

Referring to Figure 1, a subset selector 100 includes a branch metric generator 101 and a subset decision circuit 102. The subset selector 100 receives I-channel data I_{ch} and Q-channel data Q_{ch} , selects a transmission symbol having the highest likelihood with respect to a reception symbol point for each of $2^{(n-k)}$ ($= 2^{(4-1)} = 8$) different subsets, and outputs branch metrics **BM0** to **BM7** corresponding to the selected transmission symbols as well as subset select signals **SSEL0** to **SSEL7** for specifying the selected transmission symbols.

Delays 103 delay the subset select signals **SSEL0** to

SSEL7 output from the subset selector **100** by a predetermined time. An add-compare-select (ACS) circuit **104** receives the branch metrics **BM0** to **BM7** output from the subset selector **100**, performs arithmetic operation to obtain path metrics **PM0** to **PM7** in accordance with the trellis diagram shown in Figure 12, and outputs path select signals **PS0** to **PS7** for selecting paths with high likelihood. A trace-back memory **106** stores the path select signals **PS0** to **PS7** output from the ACS circuit **104**. The trace-back memory **106** is constructed of a general RAM, for example.

A trace-back circuit **107** traces back along path select signals **PS0'** to **PS7'** stored in the trace-back memory **106** by a predetermined trace-back length starting from a start node number. A subset number generator **108** generates, using a first node number **ND1** through which a most likely path passes obtained by the trace-back circuit **107** and in accordance with the trellis diagram shown in Figure 12, coding bits **CB{x1,x2}** relating to the transition to the first node, as well as a subset number **SSNO**. A selector **109** that receives the subset select signals **SSEL0'** to **SSEL7'** delayed by the delays **103** selects and outputs a noncoding bit **NCB{x3}** relating to the transition to the first node based on the received subset number **SSNO** output from the subset number generator **108**.

A most likely path decision circuit **105** receives the path metrics **PM0** to **PM7** obtained by the arithmetic operation

by the ACS circuit **104**, detects a path with the highest likelihood among the path metrics **PM0** to **PM7**, and outputs a node number **MND** through which the path passes. Based on the node number **MND** output from the most likely path decision
5 circuit **105**, the trace-back circuit **107** determines the start node number for tracing back.

The operation of the Viterbi decoder with the above configuration will be described.

First, in the subset selector **100**, the branch metric
10 generator **101** generates branch metrics **BMs₀** and **BMs₁** for each branch (**s** is an integer in the range of 0 to 7 indicating the subset number) from a reception signal as in the conventional case. Herein, squared Euclidean distances $(R_x - T_x)^2 + (R_y - T_y)^2$ between the reception signal (**Rx**, **Ry**) and respective
15 transmission symbols (**Tx**, **Ty**) are used as the branch metrics. The other values, $|R_x - T_x| + |R_y - T_y|$, $R_x \cdot T_x + R_y \cdot T_y$, ..., can be used for branch metrics. The subset decision circuit **102** compares the branch metrics **BMs₀** and **BMs₁** of each subset and selects one having higher likelihood. The subset decision
20 circuit **102** outputs the selected branch metrics **BM0** to **BM7** to the ACS circuit **104**, as well as the subset select signals **SSEL0** to **SSEL7** corresponding to the selected branch metrics to the respective delays **103**.

In this embodiment, the subset selector **100** generates
25 the subset select signals **SSEL0** to **SSEL7** so that they match

respective noncoding bits corresponding to the selected transmission symbols. This enables the subset select signals **SSEL0** to **SSEL7** to be used as noncoding bits as they are without any special processing. This simplifies and facilitates the configuration of the selector **109**. For each subset **s**, the branch metric for which the noncoding bit is "0" is denoted by **BMs₀**, while the branch metric for which the noncoding bit is "1" is denoted by **BMs₁** as described above. Therefore, the subset select signal **SSELs** is "0" when the branch metric **BMs₀** is selected while it is "1" when the branch metric **BMs₁** is selected.

The subset select signals **SSELs** output from the subset decision circuit **102** are delayed by a predetermined time by the delays **103** and then output to the selector **109**. The delay time by the delays **103** is equal to the time required for the series of processing from the input of the branch metrics **BM0** to **BM7** into the ACS circuit **104** until the generation of the subset number **SSNO** by the subset number generator **108**.

The ACS circuit **104** selects paths to respective nodes using the branch metrics **BMs** output from the subset decision circuit **102**, to update the path select signals **PS0** to **PS7** and the path metrics **PM0** to **PM7**. The inner configuration of the ACS circuit **104** is substantially the same as the conventional one, but the order of $\{(P_{Ma}, B_{Ma}), (P_{Mb}, B_{Mb}), (P_{Mc}, B_{Mc}),$

(PMd,BMd)} input into the basic unit as shown in Figure 14 is different from that in the conventional case. The order in this embodiment is as follows.

<State 0>

5 { (PM0,BM0), (PM4,BM2), (PM2,BM4), (PM6,BM6) }

<State 1>

{ (PM2,BM0), (PM6,BM2), (PM0,BM4), (PM4,BM6) }

<State 2>

{ (PM4,BM0), (PM0,BM2), (PM6,BM4), (PM2,BM6) }

10 <State 3>

{ (PM6,BM0), (PM2,BM2), (PM4,BM4), (PM0,BM6) }

<State 4>

{ (PM1,BM1), (PM5,BM3), (PM3,BM5), (PM7,BM7) }

<State 5>

15 { (PM3,BM1), (PM7,BM3), (PM1,BM5), (PM5,BM7) }

<State 6>

{ (PM5,BM1), (PM1,BM3), (PM7,BM5), (PM3,BM7) }

<State 7>

{ (PM7,BM1), (PM3,BM3), (PM5,BM5), (PM1,BM7) }

20 In other words, in this embodiment, the ACS operation is performed so that each path select signal matches the coding bits {x2,x1} relating to the transition of the selected path, that is, the transition to the node corresponding to the path select signal concerned.

25 For example, in state 0, the order of input into the

basic unit is $\{(PM_0, BM_0), (PM_4, BM_2), (PM_2, BM_4), (PM_6, BM_6)\}$ as described above. If the basic unit selects (PM_c, BM_c) ($= (PM_2, BM_4)$), the path select signal **PS0** is "10". This is equal to the coding bits $\{x_2, x_1\} = \{1, 0\}$ relating to the transition from node number 2 ($\{010\}$) to node number 0 ($\{000\}$), as is apparent from the trellis diagram shown in Figure 12. As another example, in state 4, the order of input into the basic unit is $\{(PM_1, BM_1), (PM_5, BM_3), (PM_3, BM_5), (PM_7, BM_7)\}$ as described above. If the basic unit selects (PM_b, BM_b) ($= (PM_5, BM_3)$), the path select signal **PS4** is "01". This is equal to the coding bits $\{x_2, x_1\} = \{0, 1\}$ relating to the transition from node number 5 ($\{101\}$) to node number 4 ($\{100\}$).

The path select signals **PS0** to **PS7** output from the ACS circuit 104 are stored in the trace-back memory 106.

Figure 2 is a block diagram of an example of the trace-back circuit 107 and the subset number generator 108. In the illustrated configuration, the subset number generator 108 generates the coding bits **CB** $\{x_1, x_2\}$ and the subset number **SSNO** based on the first node number **ND1** through which the most likely path passes output from the trace-back circuit 107 and a second node number **ND2** through which the most likely path has passed one time point before the first node. The subset number generator 108 therefore includes a ROM 206, which stores table data as shown in Figure 3. The

table data represents the relationship between the combination of the first and second node numbers **ND1** and **ND2** and the combination of the coding bits **CB{x1,x2}** and the subset number **SSNO**. The table data shown in Figure 3 can be
5 easily generated from the trellis diagram shown in Figure 12.

Figure 4 is a flowchart of the operation of the trace-back circuit 107 and the subset number generator 108. First, the node number **MND** of the most likely path output from the most likely path decision circuit 105 is input into a start
10 node number generator 201. Based on the node number **MND**, the start node number generator 201 determines a start node number from which tracing back is initiated, and outputs the start node number to a second selector 202 (step **S2**). The second selector 202 selects the output from the start node
15 number generator 201 at start-up of the tracing back, and outputs the selected value to a first selector 203 and a node number operator 204.

The first selector 203 selects one of the path select signals **PS0'** to **PS7'** output from the trace-back memory 106
20 that corresponds to the node number output from the second selector 202, and outputs the selected signal to the node number operator 204 (step **S3**). The node number operator 204 calculates the node number one time point earlier based on the current node number output from the second selector 202
25 and the corresponding path select signal output from the

first selector **203** (step **S4**).

Specifically, each path select signal has been generated so as to match the input coding bits {x2,x1} relating to the transition as described above. Accordingly, in the case of the encoder shown in Figure 11, for the current node number {D2,D1,D0}, the node number one time point earlier, {D2',D1',D0'}, is expressed as follows.

$$D2' = D1 \wedge x1, D1' = D0 \wedge x2, D0' = D2 \quad \dots (1)$$

where " \wedge " denotes exclusive OR. The calculated node number one time point earlier, {D2',D1',D0'}, is newly stored in a node number memory circuit **205** (step **S6**).

The above series of processing is repeated until the number of times of tracing reaches a predetermined trace-back length L (steps **S1**, **S5**, **S7**). Note that the second selector **202** selects the output from the node number memory circuit **205** storing the current node number at occasions other than the start-up of the tracing back.

As a result of the above processing, output from the trace-back circuit **107** are the first node number **ND1** L time points earlier for the most likely path obtained from the tracing back and the second node number **ND2** through which the most likely path has passed one time point before the first node. The subset number generator **108** generates the coding bits **CB{x1,x2}** and the subset number **SSNO** based on the node numbers **ND1** and **ND2** with reference to the table data as shown

in Figure 3 stored in the ROM 206.

The subset number **SSNO** generated by the subset number generator 108 is input into the selector 109. The selector 109 selects one among the subset select signals **SSELS** delayed by the delays 103 that corresponds to the subset number **SSNO**, and outputs the selected subset select signal. In this embodiment, since the subset select signals **SSELS** are generated to match the respective noncoding bits, the selector 109 outputs a noncoding bit **NCB{x3}**. Thus, combining the coding bits **CB{x1,x2}** output from the subset number generator 108 with the noncoding bit **NCB{x3}** output from the selector 109, a decoded signal **{x1,x2,x3}** is generated.

As described above, in the Viterbi decoder of this embodiment for decoding a trellis-coded modulated signal, it is possible use a general RAM for the trace-back memory. This allows for reduction in circuit size and power consumption.

Further, in this embodiment, if the number of states increases in an encoder, a circuit supporting the increase can be easily formed by only increasing the number of bits of a RAM constituting the trace-back memory. This substantially reduces the circuit area compared with the conventional case.

Moreover, in this embodiment, stored in the trace-back memory are the path select signals that depend only on the

coding bits. Accordingly, if the number of subsets increases,
no increase in trace-back memory is required. In the
conventional configuration where the subset numbers are
stored in respective nodes, the circuit size is inevitably
5 increased in such an occurrence.

Figure 5 is a block diagram of another example of the
trace-back circuit and the subset number generator.
Referring to Figure 5, a trace-back circuit 107A is the same
as the trace-back circuit 107 in Figure 2 in the basic
10 configuration. The difference is that after the tracing back,
the trace-back circuit 107A outputs, in addition to the first
node number ND1 L time points earlier for the most likely
path obtained as a result of the tracing back, a path select
signal PSS for the first node. A subset number
15 generator 108A includes an operator 300 in place of the ROM,
for calculating the coding bits CB and the subset number SSNO
from the node number ND1 and the path select signal PSS based
on the generator polynomial of the encoder.

Figure 6 illustrates a configuration of the operator 300.
20 Since the path select signal PSS{S2,S1} matches the input
coding bits {x2,x1}, the path select signal PSS{S2,S1} is
directly output as the coding bits CB{x2,x1}. The subset
number SSNO can be expressed as {x2,x1,D0'} using the node
number one time point earlier, {D2',D1',D0'}. From equation
25 (1) above, therefore, {S2,S1,D2(=D0')} is directly output as

the subset number **SSNO**{**y2,y1,y0**}. In other words, the subset number **SSNO** can be obtained by simple operation of sorting the path select signal **PSS** and the node number **ND1**. It is therefore possible to implement the subset number generator **108** with such a simple operator as that shown in Figure 6. This allows for a reduced circuit size and high-speed operation.

As in the configuration in Figure 2, the subset number generator **108A** may include a ROM storing table data representing the relationship between the combination of the node Number **ND1** and the path select signal **PSS** and the combination of the coding bits **CB** and the subset number **SSNO**, in place of the operator **300**. This increases the circuit size compared with the case of using the operator, but this makes it possible to change the configuration of the decoder depending on the encoder by merely changing the ROM.

Figure 7 illustrates another example of a trellis encoder, and Figure 8 is a trellis diagram for the trellis encoder in Figure 7. The trellis encoder in Figure 7 has the number of noncoding bits k ($=1$), the encoding rate m/n ($=3/5$), and the number of subsets of 16 ($=2^{(n-k)} = 2^{(5-1)}$). A signal trellis-coded modulated by the trellis encoder shown in Figure 7 can also be decoded by a decoder having the configuration of the trace-back circuit and the subset number generator as shown in Figure 2 or 5. In this case, however,

the table data stored in the ROM 206 or the inner configuration of the operator 300 must be changed to correspond to the trellis encoder in Figure 7.

Figure 9 is an example of table data stored in the
5 ROM 206 of the subset number generator 108 in Figure 2,
prepared for signals encoded by the trellis encoder shown in
Figure 7. The table data represents the relationship between
the combination of the first node Number **ND1** through which
the most likely path passes and the second node number **ND2**
10 through which the most likely path has passed one time point
before the first node, both output from the trace-back
circuit 107, and the combination of the coding bits **CB{x1,x2}**
and the subset number **SSNO** (decimal notation of 4-bit
string). The table data shown in Figure 9 can be easily
15 prepared from the trellis diagram shown in Figure 8.

Figure 10 illustrates an inner configuration of the
operator 300 of the subset number generator 108A in Figure 5,
configured for signals encoded by the trellis encoder shown
in Figure 7. The operator 300 executes operation of
20 generating the coding bits **CB** and the subset number **SSNO** (4
bits) from the first node number **ND1** through which the most
likely path passes and the path select signal **PSS**
corresponding to the first node, both output from the trace-
back circuit 107. Therefore, in this case, also, the subset
25 number **SSNO** can be obtained by the simple operation of

sorting the path select signal **PSS** and the node number **ND1**.

Alternatively, the subset number may be obtained directly by performing encoding operation as is done by the encoder using, in place of the current node number, the node
5 number one time point earlier output from the node number operator and the corresponding input coding bits. Otherwise, the encoding operation may be realized with table data stored in the ROM. By using table data, the configuration of the decoder can be easily changed to be usable for different
10 encoders.

When the symbol input is comparatively slow, the tracing back processing may be performed every symbol. In this case, the start node number generator **201** desirably just passes the node number **MND** of the path having the currently highest
15 likelihood output from the most likely path decision circuit **105** to the second selector **202**. When the symbol input is fast, pipelined tracing back is effective. In this case, the configuration disclosed in Japanese Laid-Open Patent Publication No. 9-191258 (corresponding U.S. Patent
20 6,041,433) may be adopted as the start node number generator **201**. This will allow for substantial reduction in trace-back memory size.

Figure **16** is a block diagram showing another configuration of the Viterbi decoder of the embodiment of the
25 present invention. In Figure **16**, common components with the

decoder of Figure 1 are denoted by the same reference numerals. In Figure 16, a trace-back memory 106A stores the path select signals PS0 to PS7, and also stores the subset select signals SSEL0 to SSEL7 at the same addresses as those
5 at which the path select signals PS0 to PS7 are stored. A trace-back circuit 107B reads the subset select signals SSEL0' to SSEL7', as well as the path select signals PS0' to PS7', from the trace-back memory 106A. A last-in, first-out (LIFO) memory 400 stores the coding bits CB{x1,x2} output
10 from the subset number generator 108 and the noncoding bit NCB{x3} output from the selector 109 in combination, and outputs the stored bits as the decoded signal.

Figure 17 is a timing chart showing an operation of the Viterbi decoder of Figure 16. As shown in Figure 17, during
15 time T to T+L-1, for example, the path select signals are written in the trace-back memory 106A together with the subset select signals. The written path select signals and subset select signals are read during time T+3L to T+4L-1 in reverse order to the write order. The coding bits output
20 from the subset number generator 108 and the noncoding bit output from the selector 109 are stored in the LIFO memory 400 in combination. The bits stored in the LIFO memory 400 are read from the LIFO memory 400 as the decoded signal during time T+4L to T+5L-1 in the reverse order to the write
25 order.

By adopting the above configuration in which the single trace-back memory 106A replaces the delays 103 and the trace-back memory 106 shown in Figure 1, the circuit area can be made smaller, and also the power consumption can be reduced.

5 In the above embodiment, the decoder was constructed by hardware. The Viterbi decoder of the present invention can also be constructed by software in the form of a program. In other words, in place of providing a Viterbi decoder, a software algorithm for implementing the Viterbi decoding
10 method of the present invention may be provided.

As described above, in the Viterbi decoding according to the present invention, the path memory can be constructed of a trace-back memory using a general RAM. This reduces the circuit area and the power consumption of the device. This
15 also provides easy adaptation to communication schemes using different encoders. Moreover, the circuit size is prevented from increasing even if the number of subsets generated from coding bits increases.

While the present invention has been described in a
20 preferred embodiment, it will be apparent to those skilled in the art that the disclosed invention may be modified in numerous ways and may assume many embodiments other than that specifically set out and described above. Accordingly, it is intended by the appended claims to cover all modifications of
25 the invention which fall within the true spirit and scope of

the invention.